Digital Logic Structures


Ferdin Joe John Joseph

CAMNOET VIDY/ CIENCE ACADEM

Transistor: Building Block of Computers

- Microprocessors contain millions of transistors
 - Intel Pentium II: 7 million
 - Compaq Alpha 21264: 15 million
 - Intel Pentium III: 28 million
- Logically, each transistor acts as a switch
- Combined to implement logic functions
 - AND, OR, NOT
- Combined to build higher-level structures
 - Adder, multiplexor, decoder, register, ...
- Combined to build processor
 - LC-2

Simple Switch Circuit



• Switch open:

- No current through circuit
- Light is off
- V_{out} is +2.9V


• Switch closed:

- Short circuit across switch
- Current flows
- Light is on
- V_{out} is 0V

Switch-based circuits can easily represent two states: on/off, open/closed, voltage/no voltage.

Logic Gates
• Use switch behavior of MOS transistors to implement logical functions: AND, OR, NOT.


- Digital symbols:
 - recall that we assign a range of analog voltages to each digital (logic) symbol




- assignment of voltage ranges depends on electrical properties of transistors being used
 - typical values for "1": +5V, +3.3V, +2.9V
 - from now on we'll use +2.9V


CMOS Circuit

- Complementary MOS
- Uses both N-type and P-type MOS transistors
 - P-type
 - Attached to + voltage
 - Pulls output voltage UP when input is zero
 - N-type
 - Attached to GND
 - Pulls output voltage DOWN when input is one
- For all inputs, make sure that output is either connected to GND or to +, but not both!




NOR Gate





Α	В	С
0	0	1
0	1	0
1	0	0
1	1	0


Note: Serial structure on top, parallel on bottom.




Α	В	С	
0	0	0	
0	1	1	
1	0	1	
1	1	1	

Add inverter to NOR.


NAND Gate (AND-N





Note: Parallel structure on top, serial on bottom.


AND Gate



Α	В	С
0	0	0
0	1	0
1	0	0
1	1	1

Add inverter to NAND.


Basic Logic Gates



More than 2 Inputs?AND/OR can take any number of inputs.

- - AND = 1 if all inputs are 1.
 - OR = 1 if any input is 1.
 - Similar for NAND/NOR.

 Can implement with multiple two-input gates, or with single CMOS circuit.




Practice

• Implement a 3-input NOR gate with CMOS.

Logical Completeness

• Can implement ANY truth table with AND, OR, NOT.

Α	В	С	D
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0



1. AND combinations that yield a "1" in the truth table.


2. OR the results of the AND gates.

Practice

• Implement the following truth table.

Α	В	С
0	0	0
0	1	1
1	0	1
1	1	0

- DeMorgan's LawConverting AND to OR (with some help from NOT)
- Consider the following gate:



				$\overline{A} \cdot \overline{B}$	$\overline{\overline{A} \cdot \overline{B}}$
0	0	1	1	1	0
0	1	1	0	0	1
1	0	0	1	0	1
1	1	0	0	0	1

To convert AND to OR (or vice versa), invert inputs and output.

Same as A+B!

Summary


- MOS transistors are used as switches to implement logic functions.
 - N-type: connect to GND, turn on (with 1) to pull down to 0
 - P-type: connect to +2.9V, turn on (with 0) to pull up to 1
- Basic gates: NOT, NOR, NAND
 - Logic functions are usually expressed with AND, OR, and NOT
- Properties of logic gates
 - Completeness
 - can implement any truth table with AND, OR, NOT
 - DeMorgan's Law
 - convert AND to OR by inverting inputs and output

Building Functions from Logic Gates

- We've already seen how to implement truth tables using AND, OR, and NOT -- an example of combinational logic.
- Combinational Logic Circuit
 - output depends only on the current inputs
 - stateless
- Sequential Logic Circuit
 - output depends on the sequence of inputs (past and present)
 - stores information (state) from past inputs
- We'll first look at some useful combinational circuits, then show how to use sequential circuits to store information.


Decoder

- *n* inputs, 2ⁿ outputs
 - exactly one output is 1 for each possible input pattern




Multiplexer (MUX)

• n-bit selector and 2^n inputs, one output




Full Adder

Add two bits and carry-in,



A	В	C _{in}	S	C _{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1
		•	-	

Four-bit Adder



Combinational vs. Sequential

Combinational Circuit


- always gives the same output for a given set of inputs
 - ex: adder always generates sum and carry, regardless of previous inputs

Sequential Circuit

- stores information
- output depends on stored information (state) plus input
 - so a given input might produce different outputs, depending on the stored information
- example: ticket counter
 - advances when you push the button
 - output depends on previous state
- useful for building "memory" elements and "state machines"


R-S Latch: Simple Storage Element • R is used to "reset" or "clear" the element – set it to zero.

- S is used to "set" the element set it to one.




- If both R and S are one, out could be either zero or one.
 - "quiescent" state -- holds its previous value
 - note: if a is 1, b is 0, and vice versa

Clearing the R-S latch



Then set R=1 to "store" value in quiescent state.

Setting the R-S Latch




Then set S=1 to "store" value in quiescent state.

R-S Latch Summary


- R = S = 1
 - hold current value in latch
- S = 0, R=1
 - set value to 1
- R = 0, S = 1
 - set value to 0
- R = S = 0
 - both outputs equal one
 - final state determined by electrical properties of gates
 - Don't do it!

Gated D-Latch

- Two inputs: D (data) and WE (write enable)
 - when WE = 1, latch is set to value of D
 - S = NOT(D), R = D
 - when WE = 0, latch holds previous value




- Register
 A register stores a multi-bit value.
 - We use a collection of D-latches, all controlled by a common WE.
 - When WE=1, n-bit value D is written to register.



Representing Multi-bit Values • Number bits from right (0) to left (n-1)

- - just a convention -- could be left to right, but must be *consistent*
- Use brackets to denote range: D[l:r] denotes bit I to bit r, from left to right



 May also see A<14:9>, especially in hardware block diagrams.

Memory

Now that we know how to store bits,
 we can build a memory – a logical k × m array of stored bits.


Address Space:


number of locations (usually a power of 2)

 $k = 2^n$ locations

Addressability:


number of bits per location (e.g., byte-addressable)





Storage: Master-Slave Flipflop • A pair of gated D-latches,

to isolate next state from current state.



During 1st phase (clock=1), previously-computed state becomes *current* state and is sent to the logic circuit.


During 2nd phase (clock=0), next state, computed by logic circuit, is stored in Latch A.

Storage


- Each master-slave flipflop stores one state bit.
- The number of storage elements (flipflops) needed is determined by the number of states (and the representation of each state).
- Examples:
 - Sequential lock
 - Four states two bits
 - Basketball scoreboard
 - 7 bits for each score, 5 bits for minutes, 6 bits for seconds,
 1 bit for possession arrow, 1 bit for half, ...

Complete Example

- A blinking traffic sign
 - No lights on
 - 1 & 2 on
 - 1, 2, 3, & 4 on
 - 1, 2, 3, 4, & 5 on
 - (repeat as long as switch is turned on)



Traffic Sign State Diagram




Transition on each clock cycle.


Traffic Sign Truth Tables

Outputs (depend only on state: S_1S_0)

Next State: $S_1'S_0'$ (depend on state and input)



Traffic Sign Logic



From Logic to Data Path

- The data path of a computer is all the logic used to process information.
 - See the data path of the LC-2 on next slide.

Combinational Logic

- Decoders -- convert instructions into control signals
- Multiplexers -- select inputs and outputs
- ALU (Arithmetic and Logic Unit) -- operations on data

Sequential Logic

- State machine -- coordinate control signals and data movement
- Registers and latches -- storage elements

LC-2 Data Path

